In Wireless communication is one among the foremost vivacious analysis areas within the communication field these days. This paper presents the implementation of FSM based WLAN and modified FSM based WiMAX interleaver in VHDL. For WLAN the implemented interleaver is compared with the available works. A modification in the FSM of address generator for WiMAX interleaver provides a significant 35.8% enhancement in terms of logic cells and 22% enhancement in terms of slice flip flops used, as compared to available work [41]. The circuit parameters and simulation results obtained using ModelSim XE II software are also presented.
INTRODUCTION
IEEE 802.16 standard describes the air interface for immobile Broadband Wireless Access (BWA) systems to be used in WLAN (Wireless Local Area Network) and WMANs (Wireless Metropolitan Area Networks), generally referred to as WiMAX (Worldwide Interoperability for Microwave Access) [1] . WLAN plays as significant role as a complement to the existing or planned cellular networks. The market penetration of WLAN has been extensive due to its easy and low cost deployment, wide interoperability and inherent flexibility. They provide connectivity for slow mobility with high throughput for both indoor and outdoor environments. WiMAX is a non-profit corporation formed by equipment and component suppliers to promote the adoption of IEEE 802.16-compliant equipment by operators of BWA systems [4] . It also ensures the compatibility and interoperability of broadband wireless access equipments. Both these standards use OFDM PHY layer that greatly increase their performance. The WiMAX physical layer (PHY) is based on orthogonal frequency division multiplexing (OFDM), a scheme that offers good resistance to multipath, and allows WiMAX to operate in conditions where physical obstructs are present.
A WiMAX system consists of two major parts:

A WiMAX base station.
 A WiMAX receiver.
The figure shows WiMAX transmitter and receiver block diagram. In the transmitter, the serial to parallel converted data is mapped in the modulator. Also, the fast Fourier transform (IFFT) realizes the time domain WiMAX signal by modulating each data symbol onto a unique carrier frequency. The remaining steps are A/D and serial to parallel conversions.
PROPOSED METHODOLOGY

Interleaver
Interleaver being one of the sub blocks of WLAN and WiMAX based system. It plays a vital role in improving the performance of Forward Error Correcting (FEC) codes in terms of Bit Error Rate (BER) over wireless channel. Moreover, wireless channel introduces burst errors and hence need of an interleaver becomes essential, as it is an important and powerful technique to combat these burst errors. Basically, interleaver rearranges the code symbols, so as to spread burst of errors into random like errors, which can be corrected by FEC techniques. In view of the various modulation schemes in OFDM based WLAN and WiMAX, multimode block interleaver is the ideal solution for implementation purpose. The major challenges in implementation of the interleaver are reduced access time, lesser occupancy of circuit board and lower power consumption.
The interleaver is defined by a two-step permutation. The first ensures that adjacent coded bits are mapped onto nonadjacent subcarriers. The second permutation ensures that adjacent coded bits are mapped alternately onto less or more significant bits of the constellation thus avoiding long runs of lowly reliable bits. 'd' represents number of columns of the block interleaver which is typically chosen to be 16. Mk is the output after first level of permutation and k varies from 0 to Ncbps -1. S is a parameter defined as:
Where Ncpc is the number of coded bits per subcarrier [1] .
Where % is signify modulo function. 
Implementation of Interleaver for WLAN
Address Generator
The address generator circuit is used to generate (1) write addresses (2) read addresses (3) sel signals. The complete circuit is shown in figure 2.
Figure 3: Address generator for WLAN
The circuit consist of stages of multiplexers which implement equal or unequal increments for various modulation schemes as shown in Table 1 . The select input of MUX-1 is driven by a T-flip-flop named QAM16_SEL whereas that of MUX-2 is driven by a counter named QAM64_SEL. The two lines of MOD_TYP (modulation type) are used as select input of MUX-3. The 6-bit output from the MUX-3 acts as one input of the 9-bit adder after zero padding. The other input of the adder comes from accumulator which holds the previous address. After addition a new address is written in the accumulator.
The 9 bit up counter is used to generate read addresses for a particular modulation scheme. For example in BPSK, the counter count from 0 to 47 after 47th address it needs to be set to 0 again. We need to provide terminal limit for each modulation scheme to the read address generator. We can provide a select signal from preset which simply defines the upper limit for each modulation scheme. This technique reduces the circuitry and also increases the frequency of operation. The sel generator block is simply a T-FF. It needs some input to change its output as one FEC block is completed. This can be provided by the same select signal from preset block. The start signal from preset logic to the QAM16_SEL and QAM64_SEL block provide correct functional output for 16-QAM and 64-QAM modulation schemes.
Preset Logic as FSM
The preset logic is a hierarchical FSM whose principal function is to generate the correct beginning addresses for all subsequent iterations and is shown in the form of state diagram in figure 4 [41]. This block contains a 4-bit counter keeping track of end of states during the iteration. The FSM enters into the first state (SF) with CLR = 1. Based on the value in MOD_TYPE it makes transition to one of the four possible next states (SMT0, SMT1, SMT2 or SMT3). Each state in this level represents one of the possible modulation schemes. The FSM thereafter makes transition to the next level of states (e.g. S000, S001 and so on) based on the value in the accumulator.
When the FSM at this level reaches to the terminal value of that iteration (e.g.45 in SMT0), it makes transition to a state (e.g. S000) in which it loads the accumulator with the initial value (e.g. preset=1) of the next iteration. This process continues till all the interleaver addresses are generated for the selected MOD_TYP. If no changes take place in the values of MOD_TYP, the FSM will follow the same route of transition and the same set of interleaver addresses will be continually be generated.
Any change in MOD_TYP value causes the interleaver to follow a different path. In order to facilitate the address generator with on the fly address computation feature, we have made the circuit to respond to CLR input followed by MOD_TYP inputs at any stage of the FSM. With CLR=1 it comes back to SF state irrespective of its current position and there after transits to the desired states in response of new value in MOD_TYPE. 
Interleaver Memory for WLAN
The interleaver memory block comprises of two memory modules (RAM-1 and RAM-2), three MUX and an inverter as shown in figure 5 [41]. In block interleaving when one memory block is being written the other one is read and viceversa. Each memory module receives either write address or read address with the help of the MUX connected to their address inputs (A) and sel line. RAM-1 at the beginning receives the read address and RAM-2 gets the write address with write enable (WE) signal of RAM-2 active. After a particular memory block is read or written up to the desired location, the status of sel changes and the operation is reversed. The MUX at the output of the memory modules routes the interleaved data stream from the read memory block to the output. The address generator circuit is used to generate (1) write addresses (2) read addresses (3) sel signals. The address generation concept of the proposed block interleaver is described in the form of schematic diagram as shown in figure  6 [40]. This design includes all possible code rates and modulation type permitted under IEEE 802.16e. The circuit consists of stages of multiplexers which implement equal or unequal increments for various modulation schemes as shown in Table 2 . As shown in figure 6 , the design concept contains three levels of multiplexer (MUX). The first level of MUXs implements the unequal increments required in 16-QAM and 64-QAM. The four interleaver depths of 16-QAM as shown in Table 2 are implemented by the first four MUXs from the top in level The topmost MUX in level 2 implements the eight interleaver depths of QPSK modulation scheme available by concatenation of sub-channels. The second and third MUXs in level 2 are for 16-QAM and 64-QAM respectively. The outputs from level 2 MUXs are routed to the next section by level 3 MUX based on MOD_TYP value. The 7-bit output from the level 3 MUX acts as one input to the 10-bit adder circuit after zero padding. The other input of the adder comes from accumulator which holds the previous address. After addition a new address is written in the accumulator. The preset logic is a FSM whose principal function is to generate the correct beginning addresses for all subsequent iterations.
Implementation of Interleaver for WiMAX for Address Generator
Preset Logic as FSM
The preset logic block is the heart of the address generator for WiMAX interleaver. It is basically a hierarchical FSM and the state diagram as shown in figure 7 
Improved Preset Logic as FSM
A careful examination of Table 2 and address generated for different modulation schemes with different code rate shows that a improvement can be made in the preset logic. From Table 2 some interleaver depths (N cbps =288, 384, 432, 576) will generate the same terminal address for both QPSK and 64-QAM modulation schemes. From figure 8 when FSM enters into the first state (SF) with CLR=1, based on the value in MOD_TYP it makes transition to one of the three possible next states (SMT0, SMT1 or SMT2). Each state in this level represents one of the possible modulation schemes.
The FSM thereafter makes transition to one of the next level states (SID0 to SID7 from SMT0, SID0 to SID3 from SMT1 or SMT2) based on the value in ID. If MOD_TYPE is 64-QAM and ID is X00 (N cbps =288) then this state is directly transferred to the ID-3 state of QPSK modulation as shown in Figure 8 . This will generate the same pattern of addresses. If no changes take place in the values of ID and MOD_TYP, the FSM will follow the same route of transition and the same set of interleaver addresses will continually be generated. If at any stage a change in ID and MOD_TYP is needed then the circuit will follow a different path. The circuit responds to CLR followed by ID and MOD_TYP inputs at any stage of the FSM. With CLR=1 it comes back to SF state irrespective of its current position and there after transits to desired states in response of new values in ID and MOD_TYP. Similarly the ID states X01, X10 and X11 (Ncbps=384, 432, 576) for 64-QAM modulation scheme will be directly transferred to the 100, 101and 111 respective ID states for QPSK modulation schemes and will follow the same route as for N cbps =288. 
Interleaver Memory for WiMAX
The interleaver memory architecture is as shown in Figure 9 [40]. It comprises of two memory modules RAM-I and RAM-II. When one memory block RAM-I is being used to write over, the other one is used to read from. After completing one FEC block, the memory modules exchange their operations i.e. now RAM-II is used to write over and RAM-I is used to read from. The multiplexers are used to provide correct read and write addresses while inverter is used to provide correct write and read enable signals. The MUX at the output of the memory modules routes the interleaved data stream from the read memory block to the output. In continuation to this work, further research can be done in the area of physical implementation, programmability and improving the memory sub-system partitioning.
Results for WLAN Interleaver
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